cfef
cfef
cfef
cfef Location: cfef Bengaluru
cfef
cfef Company: cfef Hermes Semiconductors
cfef
cfef Domain: cfef Design Verification
cfef
cfef Designation: cfef Sr Engineer / Lead cfef / Sr Lead
cfef
cfef Experience Range: cfef 5 to 9 years
cfef
cfef What You’ll Do
cfef
cfef Your responsibilities will include, but cfef are not limited to:
cfef
- cfef
- cfef Develop UVM testbenches from scratch.
- cfef Develop Pre-Silicon functional validation tests cfef to verify if the system cfef will meet design requirements.
- cfef Create test plans for RTL cfef validation.
- cfef Define and run system simulation cfef models.
- cfef Find and implement corrective measures cfef for failing RTL tests and cfef analyze and use results to cfef modify testing.
- cfef Coverage analysis and closure.
- cfef Working on next generation high cfef speed protocols and SoCs.
cfef
cfef
cfef
cfef
cfef
cfef
cfef
cfef
cfef What You’ll Need
cfef
- cfef
- cfef Minimum Bachelor’s degree in Electronics, cfef Electrical or Computer Engineering, Math, cfef Physics, or related fields
- cfef 6 plus years of experience cfef (4+ for Masters, 2+ for cfef PhDs) in relevant Pre-Silicon validation cfef positions having gone through multiple cfef project cycles to gather in-depth cfef experience.
- cfef Expertise in logic design verification cfef with various tools and methodologies cfef including System Verilog, Perl, OVM/UVM, cfef logic simulators, and coverage tools.
- cfef Must be a team player, cfef with a demonstrated experience technically cfef influencing others.
- cfef Strong problem-solving skills.
- cfef Excellent verbal and written communication cfef skills.Ability to work effectively in cfef a team as well as cfef individually with excellent communication and cfef interpersonal skills
- cfef Brownie points if you have cfef experience in
- cfef PCIE, CXL, Ethernet, Wireless and cfef Memory controllers.
- cfef Remote Direct Memory Access protocols cfef like iWARP or RoCE.
cfef
cfef
cfef
cfef
cfef
cfef
cfef
cfef
cfef
cfef
cfef